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[57] ABSTRACT 
Method for altering an electrical characteristic of a 
circuit having at least one junction formed from a first 
and a second semiconductor material involves applying 
at least one pulse --a voltage pulse, a current pulse, an 
energy pulse, or a power pulse and so forth-- across the 
junction, the pulse having sufficient amplitude of one or 
more of its electrical parameters and time duration to 
alter the electrical characteristics of the junction, and 
thereby, the electrical characteristic of the circuit. The 
pulse is applied across the junction by applying it to at 
least one terminal or electrode which is contacted to the 
first or second semiconductor material. In addition, the 
amplitudes of the electrical parameters and time dura-
tion of the at least one pulse should be low enough to 
ensure that dendrites or filaments of material from the at 
least one electrode, for example, metal, are not formed 
in the first or second semiconductor material. 
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METHOD FOR ALTERING CHARACTERISTICS 
OF JUNCTION SEMICONDUCTOR DEVICES 
which comprises at least one semiconductor device 
having at least one junction. 
A first embodiment of the inventive method for alter-
ing an electrical characteristic of a circuit having at 
BACKGROUND OF THE INVENTION 
This is a continuation-in-part of application Ser. No. 
011,611, filed Feb. 6, 1987 now abandoned. 
This invention relates to a method for altering the 
electrical characteristics of circuits and, in particular, to 
5 least one junction formed from a first and a second 
semiconductor material comprises applying at least one 
pulse-a voltage pulse, a current pulse, an energy pulse, 
or a power pulse and so forth-across the junction, the 
a method for altering the electrical characteristics of 10 
circuits which comprise at least one semiconductor 
devic;:e having at least one junction. 
The silicon integrated circuit industry has long recog-
nized the need to develop methods to mitigate the ef-
fects of processing variations in order to obtain satisfac- 15 
tory yields of high performance integrated circuit chips 
and/or discrete components. As a consequence of pro-
cessing variations, either the design requirements for 
the operating parameters of the resulting chips and/or 
discrete components are not met or, in extreme cases, 20 
the resulting chips and/or discrete components do not 
function at all. Thus, the yield of the chips and/or com-
ponents is low and the manufacturing cost is high. In 
addition, yields tend to decrease markedly as a result of 
processing variations as an integrated circuit becomes 25 
more complex. As a consequence, a large scale inte-
grated circuit, particularly one fabricated from a com-
pound semiconductor, may have a trivial yield in prac-
tice. 
One commonly used method for altering circuit pa- 30 
rameters to mitigate the effects of processing variations, 
such methods being generally referred to in the art as 
"trimming" or "tweaking," is the so-called "zener zap-
ping" method. This, and similar methods known in the 
art, involve patching elements into or out of the active 35 
circuitry by creating either shorts or open circuits. In . 
such methods, lasers and electrically fusible links are 
commonly used to achieve the requisite shorts or opens. 
Such tweaking methods for altering circuits are particu-
larly important for use in manufacturing analog circuits 40 
because these circuits typically have stringent require-
ments placed on their parametric quantities. 
Tweaking is also necessary with hybrid circuits. In 
this case, tweaking is frequently done by substitution of 
components, mechanical manipulation of trimming tabs 45 
or adjustment of external power supplies. Unfortu-
nately, these methods cannot easily be applied to inte-
grated circuits made from silicon, gallium arsenide or 
other semiconductors. 
Regardless of the details, conventional trimming 50 
techniques have disadvantages. For example, the neces-
sity to design-in the capability to trim the circuitry of 
interest produces complex trimming circuits as more 
demanding chips and/or highly variable manufacturing 
processes are developed. Hence, conventional trimming 55 
methods inflate the component count and, therefore, 
the chip size in an attempt to tweak out the inevitable 
results of process variation. 
SUMMARY OF THE INVENTION 
Embodiments of the present invention solve the 
above-identified problems with known methods for 
altering the electrical characteristics of a circuit with-
out: (1) necessarily utilizing extraneous circuit elements, 
60 
(2) destroying existing circuit elements, or (3) bypassing 65 
existing circuit elements. In fact, embodiments of the 
present invention provide a method for directly altering 
the electrical parameters or characteristics of a circuit 
pulse having sufficient amplitude of one or more of its 
electrical parameters and time duration to alter the 
electrical characteristics of the junction and, thereby, 
the electrical characteristics of the circuit. The pulse is 
applied across the junction by applying it to at least one 
terminal or electrode which is contacted to the first or 
second semiconductor material. In addition, the ampli-
tudes of the electrical parameters and the time duration 
of the at least one pulse should be low enough to ensure 
that dendrites or filaments of material from the elec-
trode, for example, metal, are not formed in the first or 
second semiconductor material. 
The term "voltage pulse" is used to define an electri-
cal pulse whose voltage characteristic is predetermined, 
the term "current pulse" is used to define an electrical 
pulse whose current characteristic is predetermined, the 
term "energy pulse" is used to define an electrical pulse 
whose energy characteristic is predetermined, the term 
"power pulse" is used to define an electrical pulse 
whose power characteristic is predetermined, and so 
forth. The term "amplitude of one of its electrical pa-
rameters" is used to define a voltage amplitude, a cur-
rent amplitude, an energy amplitude, or a power ampli-
tude, and so forth. Further, the term "amplitude of one 
or more of its electrical parameters" is used to define 
one or more of the following: a voltage amplitude, a 
current amplitude, an energy amplitude, or a power 
amplitude, and so forth. In addition, in order to achieve 
the required alteration of the electrical characteristics 
of the junction in accordance with the inventive 
method, the pulses will typically have an amplitude of 
one or more of its· electrical parameters, whether it be 
voltage or current or power and so forth, which sub-
stantially exceeds the amplitude of the normal operating 
condition of the corresponding electrical parameters for 
the junction. Further in addition, the term "electrical 
pulse" is used to define an electrical signal which com-
mences at a first point in time and ends at a second point 
in time. Typically, but not necessarily, the time duration 
between the first and second points in time is not long. 
The circuit whose characteristics are altered in accor-
dance with the present invention may be a discrete 
component, an integrated circuit containing many semi-
conductor devices, or a circuit comprising many inte-
grated circuits. Thus, in manufacturing a complex cir-
cuit it may be necessary to use embodiments of the 
inventive method to alter several junctions contained at 
various ·points and in various components in the circuit 
to achieve a desired adjustment of particular electrical · 
characteristics of the circuit as a whole. 
Further embodiments of the inventive method in-
volve measuring a predetermined electrical characteris-
tic of a circuit, applying an alteration pulse to at least 
one junction of the circuit, and then repeatedly apply-
ing the pulse or other pulses having a variable amplitude 
of one or more of its electrical parameters and time 
duration and measuring the electrical characteristic 




predetermined value of the electrical characteristic is 
within a predetermined amount. 
A preferred embodiment of the inventive method 
involves applying at least one short duration pulse in 
reverse bias direction across terminals or electrodes of a 5 
semiconductor circuit which are contacted to semicon-
ductor material disposed on opposite sides of a junction, 
the amplitude of the voltage of the pulse being sufficient 
to overcome the breakdown voltage between the termi-
nals and the time duration of the pulse being sufficient 10 
to alter the electrical characteristics of the junction and, 
thereby, the circuit. The amplitudes of the electrical 
parameters and the duration of the pulse are small 
enough so that dendrites or filaments of material from 
the electrodes, for example, metal, are not formed in the 15 
semiconductor material on either side of the junction. 
This preferred embodiment may be used, for example, 
to alter the emitter-base leakage current of a discrete 
component such as an NPN transistor by subjecting the 
emitter-base junction to a reverse bias voltage having an 20 
amplitude which is sufficient to overcome the break-
down. voltage of that junction, the voltage being applied 
for a length of time which is sufficient to effect the 
desired alteration but not long enough to form dendrites 
or filaments in the semiconductor material on either side 25 
of the junction. Similarly, a pulse may be applied in 
reverse bias direction across the base and collector 
terminals of the discrete transistor component to alter 
its electrical characteristics. 
In further embodiments of the inventive method, at 30 
least one current pulse or voltage pulse is applied in the 
forward bias direction across at least one terminal or 
electrode of a circuit which is contacted to semiconduc-
tor material disposed on one side of a junction, the 
amplitudes of the electrical parameters and the time 35 
duration of the at least one pulse being sufficient to alter 
the electrical characteristics of the junction without 
forming dendrites or filaments of material from the at 
least one terminal or electrode, for example, metal, in 
the semiconductor material on either side of the junc- 40 
ti on. 
It is believed that embodiments of the inventive 
method alter an electrical characteristic of a circuit by 
modifying the electrical characteristics of a junction 
contained within the circuit. The electrical characteris- 45 
tics of the junction are modified by introducing mate-
rial, for example, metallic ions or atoms, from at least 
one terminal or electrode contacted to semiconductor 
material disposed on either side of the junction into the 
vicinity of the junction. It is for this reason that the 50 
inventive method requires the pulses, whether they be 
current pulses or voltage pulses and the like, to have 
insufficient amplitudes of their electrical parameters and 
time duration to cause dendrites or filaments to be 
formed in the semiconductor material disposed on ei- 55 
ther side of the junction. 
As discussed above, embodiments of the inventive . 
method may be used to trim or alter an electrical char-
acteristic of (1) a discrete component such as a bipolar 
transistor, or (2) a semiconductor component which is 60 
associated with other semiconductor components in a 
composite circuit. In the later case, the electrical char-
acteristics of at least one junction in the composite cir-
cuit is altered. This occurs in such a fashion that it, in 
, turn, affects the electrical response of the composite 65 
circuit, i.e., the junction is trimmed so that, as a conse-
quence, the composite circuit is trimmed. A first exam-
ple of such a composite circuit which is altered in accor-
dance with the present invention is a current mirror 
and, in the detailed description which follows, a specific 
current mirror is described in conjunction with the 
alteration effected therein by an embodiment of the 
inventive method. A second example of such a compos-
ite circuit which is altered in accordance with the pres-
ent invention is a differential amplifier and, in the de-
tailed description which follows, a specific differential 
amplifier is described in conjunction with the alteration 
effected therein by an embodiment of the inventive 
method. 
Alternative embodiments of the inventive method 
include those embodiments for use when the precise 
effect of a particular pulse in altering a particular elec-
trical characteristic of a circuit is not known in advance 
of its application. In such embodiments, a pulse or a 
series of pulses is applied to the terminals contacted to 
either side of a junction. After each pulse or packet of 
pulses is applied, the particular electrical characteristic 
is measured to determine whether the predetermined 
value of the electrical characteristic has been achieved. 
Further pulses are applied until the measurement indi-
cates that the predetermined value has been achieved 
and that further alteration by applying further pulses is 
not required. Thus, such embodiments provide a 
method of achieving the desired result when, as will be 
true in general, the precise degree to which the alter-
ation pulses required is not known a priori. Neverthe-
less, it has been found in practice that semiconductor 
chips of the same type and provided by the same manu-
facturer, display substantially the same electrical char-
acteristics. Thus, after one has empirically arrived at the 
required pulse characteristics, i.e., amplitude, duration 
and number, required to achieve a predetermined result 
for one of these chips, it may subsequently be repeated 
on other like integrated circuit chips with substantially 
the same results. 
The inventive method may be used with discrete 
components and/ or integrated circuits fabricated from 
a variety of semiconductor materials including without 
limitation: silicon, germanium, 111-V compounds such 
as gallium arsenide, 111-V ternary alloys, 111-V quater-
nary alloys, II-VI compounds, or II-VI ternary alloys. 
In a further embodiment of the inventive method, the 
electrical characteristics of a junction field-effect tran-
sistor (JFET) may be altered by trimming the junctions 
contained therein. In a still further embodiment of the 
present invention, a resistor, for example, a p-type resis-
tor formed in an n-epitaxial layer which is, in turn, 
formed on a p-type substrate may also be trimmed in 
accordance with the present invention by trimming the 
junctions of the parasitic, vertical PNP structure so 
formed. 
BRIEF DESCRIPTION OF THE DRAWING 
A complete understanding of the present invention 
may be gained by considering the following detailed 
description in conjunction with the accompanying 
drawing, in which: 
FIG. 1 shows, pictorial form, a p-n junction con-
tained in a portion of a circuit; 
FIG. 2 shows a current mirror; 
FIG. 3 shows a differential amplifier; and 
FIG. 4 shows a resistor structure which has a para-
sitic p-n-p structure embedded therein. 
To facilitate understanding, identical reference nu-





FIG. 1 shows, in pictorial form, p-n junction 300 
which is embedded in structure 500. Structure 500 may 
be a portion of a circuit and comprises p-type semicon- 5 
ductor 310 which is formed from, for example, silicon 
doped with boron and n-type semiconductor 320 which 
is formed from, for example, silicon doped with phos-
phorus. Electrode or terminal 350 is contacted to semi-
conductor 310 and is formed from, for example, alumi- 10 
num. Electrode or terminal 360 is contacted to semicon-
ductor 320 and is formed from, for example, aluminum. 
Although electrodes 350 and 360 are shown in FIG. 1 to 
be formed from a single material, i.e., aluminum, it is 
within the spirit of the present invention for electrodes 15 
350 and 360 to be formed from structures comprising 
several materials and layers of materials, some of which 
materials do not necessarily have to be metals. 
In accordance with a first embodiment of the inven-
tive method, a reverse bias voltage pulse generated in 20 
circuit 370 is applied to terminals 350 and 360 and 
thereby, in turn, across p-n junction 300. In accordance 
with the present understanding of the inventive method, 
the temperature within semiconductors 310 and 320 
rises in response to the application of the pulse to termi- 25 
nals 350 and 360. As a result, aluminum diffuses from 
terminals 350 and/or 360 into the silicon of semiconduc-
tors 310 and 320. Although the temperature of semicon-
ductors 310 and 320 increases due to current flow be-
tween terminals 350 and 360, most of the temperature 30 
increase occurs across the depletion region surrounding 
p-n junction 300. As a result, the aluminum preferen-
tially diffuses into the area surrounding p-n junction 
300. If any of the aluminum is ionized, the electric field 
generated by the voltage pulse will help sweep it into 35 
p-n junction 300. Finally, due to the fact that disloca-
tions are present in the area surrounding p-n junction 
300 and the fact that p-n junction 300 is hotter than 
adjacent regions, the aluminum remains in the area 
surrounding p-njunction 300. Consequently, the electri- 40 
cal characteristics of p-n junction 300 will be altered. 
The electrical characteristics of p-n junction 300 will 
also be altered in view of the fact that introduction of 
aluminum into p-n junction 300 damages the junction. 
This damage occurs because aluminum atoms are differ- 45 
ent from the host silicon atoms and, hence, cause dislo-
cations to appear in the silicon. Thus, the electrical 
characteristics of p-n junction 300 are altered. Specifi-
cally, the introduction of aluminum into p-n junction 
300 causes the recombination velocity to increase and 50 
the saturation current to increase. 
Note that as discussed above, when electrodes 350 
and/or 360 are structures comprising several different 
materials from one or more layers, the alteration of the 
electrical characteristics of the junction will be affected 55 
by introducing material or materials from these struc-
tures, some of which material need not necessarily be a 
metal, into the vicinity of p-n junction 300. 
In accordance with the present invention, the voltage 
pulse should not have sufficient voltage amplitude, time 60 
duration or energy to cause dendrites or filaments of 
aluminum to be formed in the silicon. This would occur, 
for example, if the energy in the pulse were sufficient to 
raise the temperature in semiconductor 310 and 320 
above the eutectic temperature of aluminum and silicon. 65 
If this were to occur, then silicon in semiconductors 310 
and 320 would migrate into the aluminum of terminal 
350 and/or 360 and aluminum dendrites or filaments 
6 
would be formed in semiconductor 310 and/or semi-
conductor 320. This is avoided in accordance with the 
inventive method since the pulses merely cause the 
electrical characteristics of p-n junction 300 to be al-
tered without causing the formation of dendrites or 
filaments in the semiconductor material adjacent to the 
junction. 
The inventive method includes the use of forward 
bias pulses as well as reverse bias pulses. However, in 
either case, in order to achieve the required alteration of 
the electrical characteristics of the junction in accor-
dance with the inventive method, the pulses will typi-
cally have an amplitude of one or more of its electrical 
parameters, whether it be voltage or current or power 
and so forth, which substantially exceeds the amplitude 
of the normal operating condition of that electrical 
parameter for the junction. In addition, preferred em-
bodiments of the inventive method use reverse bias 
voltage pulses which have a voltage amplitude which 
substantially exceeds the normal operating voltage of 
the junction. 
It should be clear to those skilled in the art that when 
the inventive method is used, for example, to trim a 
three-terminal device such as a transistor, the break-
down voltage between any two terminals depends upon 
the termination of the third terminal. For example, for 
most practical cases, the two breakdown voltages of 
most interest are: (1) the emitter-base breakdown volt-
age with the collector open and (2) the collector-base 
breakdown voltage with the emitter open. Emitter-base 
breakdown voltage with open-circuit collector is pri-
marily determined by the nature of the emitter-base p-n 
junction. Most silicon diffused transistors used in inte-
grated circuits have emitter-base breakdown voltages in 
the range between 6 and 8 volts. Collector-base break-
down voltage for open-circuit emitter is determined 
primarily by the geometry of the collector-base junc-
tion and the doping concentration in the base and is 
often as high as 190 volts. 
In principal, the pulses used in embodiments of the 
inventive method which reverse bias the junction could 
take the form of, for example, constant current pulses, 
constant voltage pulses or constant energy pulses. 
These types of pulses are described because they pres-
ent a relatively straightforward application for the in-
ventive method. Nevertheless, it should be clear to 
those skilled in the art that other and more complex 
types of pulses may be used when practicing the inven-
tive method. 
In practice a constant current pulse and a constant 
voltage pulse are hard to control in the reverse bias case 
because no current flows until breakdown occurs. For 
this reason, when utilizing reverse bias pulses, it is pre-
ferred to utilize a constant energy pulse. It should be 
clear to those skilled in the art that such a pulse may be 
generated by discharging a capacitor through a resistor. 
In this case, the time constant of the pulse is determined 
to be the product of the resistance and the capacitance. 
For example, discharging a 0.1 uf capacitor through a 
1.6K resistor gives a 160 usec time constant. Further 
whenever such a capacitor is charged with a voltage of 
350 volts, the energy of the resulting pulse will be 
cv2;2, or 6.125 millijoules. 
FIG. 2 shows bipolar current mirror 100 which will 
be used to illustrate the principles of the inventive 
method. In particular, FIG. 2 will be used to illustrate 
how an electrical parameter of a circuit may be affected 




contained therein. As shown in FIG. 2, V cc power In an ideal case where transistors Q3 and Q4 are 
supply 10 comprises the power supply for current mir- identically matched and therefore perform identically, 
ror 100, a typical valve of V cc being S volts DC. Col- whenever identical input signals are applied to nodes 50 
lector electrode 14 of NPN transistor Ql is connected and 51, respectively, the output signal at node 60 is zero. 
through SK ohm potentiometer 12 to V cc power· sup- 5 Similarly, in an ideal case where transistors Q3 and Q4 
ply 10 and its base electrode 16 is also so connected. perform identically and nodes 50 and 51 are connected 
Emitter electrode 18 of transistor Ql is connected to together, the output signal at node 60 will be zero. 
ground through current measuring meter 20. Current However, in practice, transistors Q3 and Q4 do not 
leg transistor Q2 has its base electrode 22 connected in perform identically because they are not identically 
common with base electrode 16 of transistor Ql, its 10 matched. Hence, some non-zero signal appears at out-
collector electrode 24 connected to v cc power supply put 60 even when inputs 50 and 51 are electrically 
10, and its emitter electrode 26 connected to ground driven in an identical manner. It is conventional termi-
through current measuring meter 28. If the two transis- nology in the art to refer to the differential voltage 
tors are originally identical, as may be expected if they which could be applied between inputs 50 and 52 to 
are chosen of the same type, such as discrete 2N4401 15 drive output 60 to zero as the input offset voltage. 
transistors or corresponding transistors of an MC 3346 It is apparent that a positive signal occurring at out-
chip, and if v BE is the same for both transistors, as put node 60 whenever inputs 50 and 51 are connected 
provided by hard wiring in this case, then Ii =lz as together can be a consequence of transistor Q4 having a 
measured by meters 20 and 28. For an MC 3346 chip, higher gain than transistor Q3. Similarly, a negative 
and with v cc equal to 5 volts DC, I 1 and I2 were mea- 20 signal at output node 60 whenever inputs 50 and 51 are connected together can be a consequence of transistor 
:~:e~~~t!:-~~~:lj~n~tfo~ ~f ~~~~s~:i~; ~~et~s~b~=~~i~~ Q~fh~~~s7s:o~i~~e~a~a~\~~~~rt~~~s:~~n~:~nsistor Q4, 
bias with a pulse train of less than 1 second in total this can be remedied in accordance with the inventive 
duration, each pulse having a peak voltage of about 25 method by altering the electrical characteristics of a 
1000 volts-this voltage being sufficient to overcome junction by, for example, subjecting the collector-base 
the measured breakdown voltage of the emitter-base junction of Q3 to a reverse bias voltage having an am-
junctio~ of transistor Q2-:and a 50% duty cyc~e with a plitude at least equal to the breakdown voltage of this 
pulse width of about 40 microseconds, It remamed at 4 junction for a time sufficient to alter the electrical gain 
mA whereas I1 was measured as 2.5 mA. Circuit 100 30 of Q3 without destroying its intended use. Such a volt-
continued to perform as a current mirror after Q2 was age would be applied across collector electrode 34 and 
altered, as verified by changing the setting of potenti- node 50, respectively. As a consequence of the above, 
ometer 12 and/or the value of V cc, both of which and in accordance with the inventive method, the input 
changes caused corresponding changes in It and 12 by a offset voltage of differential amplifier 150 has been al-
constant ratio. 35 tered. Similarly, the input offset voltage of differential 
Although the above-described example is directed to amplifier 150 can be altered in accordance with the 
bipolar transistors and, in particular, to alteration of an present invention by altering the electrical characteris-
MC 3346 IC chip, the technique will be recognized by tics of a junction by, for example, subjecting the collec-
those skilled in the art as applicable to other and differ- tor-base junction of Q4 to a reverse bias voltage pulse 
ent integrated circuits as well as to discrete components. 40 applied across collector electrode 36 and node 51. As a 
For example, the inventive method may be used to trim consequence of the above, and in accordance with the 
the input offset voltage of operational amplifiers, an inventive method, the input offset voltage of differential 
important parameter for this type of circuitry. amplifier 150 has been altered. 
FIG. 3 shows differential amplifier 150. This, and In practice, an LM 307 operational amplifier might 
similar, circuitry are important elements of operational 45 typically have an input offset voltage of + 3 millivolts. 
amplifiers and the configuration shown in FIG. 3 will The gain ratio of the differential input of an LM 307 has 
be used to illustrate further the principles of the inven- been altered or trimmed in accordance with an embodi-
tive method. As shown in FIG. 3, V cc power supply 30 ment of the inventive method. This embodiment com-
comprises the positive power supply for differential prised the application of a single reverse bias voltage 
amplifier 150, a typical V!\lue of V cc being 15 volts DC. 50 pulse having 7 millijoules of energy and an RC time 
Similarly, VEE power supply 31 comprises the negative constant of 160 microseconds between collector elec-
power supply and VEE typically has a value which trode 36 of transistor Q4 and node 51. As a result, the 
places node 41 at -15 volts DC. One function of these input offset voltage of the LM 307 has been adjusted to 
power supplies is to bias transistors Q3 and Q4 in con- a final value of less than + 1 microvolt. 
junction with resistors 42 and 43 and current source 44. 55 Although the second example discussed above is 
In use, one input signal is applied to node 50 of differen- directed to a bipolar differential amplifier and, in partic-
tial amplifier 150 and another input signal is applied to ular, to the alteration of an LM 307 semiconductor chip, 
node 51. An amplification of the input signal at node 50 those skilled in the art will readily recognize that the 
appears at collector electrode 34 where it is applied, in inventive method is applicable to other different inte-
turn, as input into inverting input terminal 61 of gain 60 grated circuits as well as to discrete components. In 
block 32. Similarly, an amplification of the input signal addition, the inventive method is also applicable to 
at node 51 appears at collector electrode 36 where it is various semiconductor devices and integrated circuits 
applied, in turn, as input into non-inverting input termi- such as those conventionally provided by the silicon 
nal 62 of gain block 32. Subsequently, gain block 32 industry and to those devices comprised of other semi-
amplifies the difference between the signal applied as 65 conductor materials such as germanium, III-V com-
input at non-inverting input 62 and the signal applied as pounds such as gallium arsenide, 111-V ternary alloys, 
input at inverting input terminal 61 and delivers this III-V quaternary alloys, II-VI compounds, or II-VI 




To illustrate an alternative embodiment of the inven-
tive method wherein an alteration pulse and/or pulses is 
applied in the forward bias direction, reference is again 
made to FIG. 3 and the LM 307 operational amplifier 
device illustrated therein. In a first such device, an input 5 
offset voltage of+ 1.22 mV was measured at output 60. 
As described above, this indicated that the gain of tran-
sistor Q4 was greater than the gain of transistor Q3. 
Subsequently, the input offset voltage of the operational 
amplifier was increased in accordance with an embodi- 10 
ment of the inventive method to a first value of + 1.48 
m V by applying a single forward bias alteration pulse 
across collector electrode 34 of transistor Q3 and node 
50, thereby decreasing the gain of transistor Q3. In this 
embodiment the alteration pulse had an amplitude of 15 
500 volts, a time duration of about 160 microseconds, 
and an energy of approximately 12.5 millijoules. A sec-
ond forward bias alteration pulse, identical to the first 
pulse, applied across these terminals further increased 
the input offset voltage to a value of +28.49 mV. 20 
In a second LM 307 chip, this chip having a measured 
offset voltage of -0.40 mV, the aforesaid forward bias 
alteration pulse of 500 volts and about 160 microsec-
onds duration was applied across collector electrode 36 
of transistor Q4 and node 51. This resulted in an input 25 
offset voltage of -0.54 mV. A second forward bias 
alteration pulse, identical to the first, applied across 
these terminals further modified the input offset voltage 
to a value of -0.58 mV. 
FIG. 4 shows a resistor structure 600 which has a 30 
parasitic p-n-p structure embedded therein. Resistor 610 
is formed from p-type material which is embedded in 
n-epitaxial layer 620. N-epitaxial layer 620 is, in turn, 
formed on p-type substrate layer 630. As a result, a 
parasite, vertical p-n-p structure is formed from ele- 35 
ments 610, 620 and 630. Electrodes 641 and 642 are 
contacted to the ends of resistor 610. The value of resis-
tance of resistor 610 may be altered in accordance with 
the inventive method by affixing electrodes 651 and/or 
652 to layers 620 and 630, respectively. Then, the elec- 40 
trical characteristics of the junction between resistor 
610 and layer 620 may be altered in accordance with the 
above-described embodiments of the inventive method 
by applying pulses, for example, to electrodes 642 and 
651 or to electrodes 642 and 652. 45 
In addition the electrical parameters of JFETs may 
be altered by applying embodiments of the invention to 
various terminals of the device in order to alter the 
electrical characteristics of p-n junctions contained 
therein. · 50 
Clearly, those skilled in the art recognize that further 
embodiments of the present invention may be made 
without departing from its teachings. For example, it is 
within the spirit of the present invention that pulses 
having other and different voltages, time durations and 55 
energy levels may be used in practicing the inventive 
method. A necessary and sufficient condition of em-
bodiments of the inventive method is that the amplitude 
of one or more of the electrical parameters and the time 
duration of such pulses be such as to achieve the requi- 60 
site alteration without destroying the device and with-
out forming dendrites or filaments of metal in the semi-
conductor. 
What is claimed is: 
1. A method for altering an electrical characteristic of 65 
a circuit having at least one junction formed from a first 
and a second semiconductor and having an electrode 
contacted to the first semiconductor and an electrode 
contacted to the second semiconductor, the method 
comprising the step of applying at least one electrical 
pulse across the junction, including applying the pulse 
to the electrodes, the pulse having sufficient amplitude 
of one or more of its electrical parameters and time 
duration to degrade the electrical transport characteris-
tics of the junction, and, thereby, alter the electrical 
characteristic of the circuit, the amplitudes of the elec-
trical parameters and the time duration of the at least 
one pulse being low enough so that dendrites or fila-
ments of material from the electrodes are not formed in 
the first or second semiconductor. 
2. The method of claim 1 wherein the electrodes are 
comprised of at least one metal. 
3. The method of claim 1 wherein the at least one 
pulse has an amplitude of one or more of its electrical 
parameters which substantially exceeds the amplitude 
of the normal operating condition of the corresponding 
electrical parameters for the junction. 
4. The method of claim 1 wherein the at least one 
pulse reverse biases the junction and has a voltage am-
plitude which substantially exceeds the normal operat-
ing voltage of the junction. 
5. The method of claim 4 wherein the at least one 
pulse has a voltage amplitude which is at least equal to 
a reverse bias breakdown voltage of the junction. 
6. The method of claim 1 wherein the at least one 
pulse forward biases the junction. 
7. The method of claim 3 wherein the at least one 
pulse is a substantially constant energy pulse. 
8. The method of claim 1 wherein the at least one 
pulse is a current pulse. 
9. The method of claim 1 wherein the first and second 
semiconductor is silicon, germanium, III-V com-
pounds, III-V ternary alloys, III-V quaternary alloys, 
II-VI compounds, and II-VI ternary alloys. 
10. A method for altering an electrical characteristic 
of a circuit having at least one junction formed from a 
first and a second semiconductor and having an elec-
trode contacted to the first semiconductor and an elec-
trode contacted to the second semiconductor, the 
method comprising the steps of: (1) applying at least one 
electrical pulse across the junction, including applying 
the pulse to the electrodes, the pulse having sufficient 
amplitude of one or more of its. electrical parameters 
and time duration to degrade the electrical transport 
characteristics of the junction, and, thereby, .alter the 
electrical characteristic of the circuit, the amplitudes of 
the electrical parameters and the time duration of the at 
least one pulse being low enough so that dendrites or 
filaments of material from the electrodes are not formed 
in the first or second semiconductor; (2) measuring the 
value of the electrical characteristic of the circuit; (3) 
comparing the measured value with a predetermined 
value; and (4) repeating steps 1-3 until the difference 
between the measured value and the predetermined 
value is smaller than a predetermined amount. 
11. A method for altering an electrical characteristic 
of a circuit having at least one junction formed from a 
first and a second semiconductor and having an elec-
trode contacted to the first semiconductor and an elec-
trode contacted to the second semiconductor, the 
method comprising the steps of: (1) measuring the value 
of the electrical characteristic of the circuit; (2) compar-
ing the measured value with a predetermined value and 
terminating the method if the difference between the 
measured value and the predetermined value is smaller 
than a predetermined amoup.t, otherwise, continuing on 
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to step 3; (3) applying at least one electrical pulse across 
the junction, including applying the pulse to the elec-
trodes, the pulse having sufficient amplitude of one or 
more of its electrical parameters and time duration to 
degrade the electrical transport characteristics of the 5 
junction, and, thereby, alter the electrical characteristic 
of the circuit, the amplitudes of the electrical parame-
ters and the time duration of the at least one pulse being 
low enough so that dendrites or filaments of material 
from the electrodes are not formed in the first or second 10 
semiconductor, and (4) returning to step l. 
12. A method for matching an electrical characteris-
tic of a circuit with that of another like circuit, each 
circuit having at least one junction formed from a first 
and a second semiconductor and having an electrode 15 
contacted to the first semiconductor and an electrode 
contacted to the second semiconductor, the method 
comprising the steps of: (l) measuring the electrical 
characteristic of both circuits, (2) applying at least one 
electrical pulse across the junction of one of the circuits, 20 
including applying the pulse to the electrodes, the pulse 
having sufficient amplitude of one or more of its electri-
cal parameters and time duration to degrade the electri-
cal transport characteristics of the junction, and, 
thereby, alter the electrical characteristic of the circuit, 25 
the amplitudes of the electrical parameters and the time 
duration of the at least one pulse being low enough so 
that dendrites or filaments of material from the elec-
trodes are not formed in the first or second semiconduc-








altered circuit, (4) comparing the measured values of 
the electrical characteristic, and (5) repeating steps 2-4 
until the difference between the electrical characteris-
tics of both circuits is smaller than a predetermined 
amount. 
13. A method for matching an electrical characteris-
tic of a circuit with that of another like circuit, each 
circuit having at least one junction formed from a first 
and a second semiconductor and having an electrode 
contacted to the first semiconductor and an electrode 
contacted to the second semiconductor, the method 
comprising the steps of: (1) applying at least one electri-
cal pulse across the junction of one of the circuits, in-
cluding applying the pulse to the electrodes, the pulse 
having sufficient amplitude of one or more of its electri-
cal parameters and time duration to degrade the electri-
cal transport characteristics of the junction, and, 
thereby, alter the electrical characteristic of the circuit, 
the amplitudes of the electrical parameters and the time 
duration of the at least one pulse being low enough so 
that dendrites or filaments of material from the elec-
trodes are not formed in the first or second semic;onduc-
tor, (2) measuring the electrical characteristic ·Of both 
circuits, (3) comparing the measured values of the elec-
trical characteristic, and (4) repeating steps 1-3, where 
step 2 hereafter only requires measurement of the elec-
tric characteristic of the circuit which is being altered, 
until the difference between the electrical characteristic 
of both circuits is smaller than a predetermined amount. 
* * * * * 
